SIMOX SOI Wafers vs Standard SOI: Which Substrate Is Right For Your Next-Gen U.S. Research Project?

SIMOX and bonded SOI wafers can look similar, but buried oxide quality, leakage, parasitic capacitance, and delivered cost can differ significantly. For U.S. labs balancing performance targets and budget constraints, the right choice starts with your layer stack and measurement needs, then extends to sourcing realities like availability and tariff exposure. This guide compares SIMOX SOI wafers and standard bonded SOI so you can match device layer, BOX thickness, and electrical behavior to your project.

UW Logo

Order SIMOX and Bonded SOI Wafers in Small Quantities

UniversityWafer supports U.S. research teams with small-quantity SOI purchases, including partial cassettes and single-wafer orders. If you are comparing SIMOX to bonded SOI, we can quote both options and help you evaluate delivered cost based on your device layer and BOX requirements.

Get Your Quote FAST! Or, Buy Online and Start Researching Today!





SOI Pages for Fast Purchasing

What to Send for the Fastest Quote

  • Device-layer thickness target
  • BOX thickness target
  • Handle wafer resistivity and orientation
  • Measurement or reliability constraints, such as leakage limits or RF loss sensitivity

Related SOI Resources

Simox vs. Bonded SOI Technical Comparison

Feature SIMOX SOI Bonded SOI
Oxide Formation High-dose oxygen implantation and anneal Wafer bonding (e.g., Smart Cut methods)
Leakage Current ~1e-9 A/µm² (Roughly 100x higher) ~1e-11 A/µm² (Significantly lower)
BOX Thickness ~100 nm to 400 nm (Limited by implant depth) ~0.3 µm to >5 µm (Broader design range)
Device Layer Highly uniform thin layers (±5 nm) Wide range (1 µm to >200 µm) for MEMS/Thick-device
Primary Use High-temperature, power, and uniform thin-layer research RF front ends, CMOS, MEMS, and Silicon Photonics

Cost and U.S. Sourcing First: What You Pay and Why

For many U.S. projects, cost is the first filter. Reported pricing in the 300 mm class shows SIMOX SOI around $700 per wafer compared to about $500 for bonded SOI, which can make SIMOX roughly 40 percent more expensive before shipping and duties. Tariffs can further change the delivered cost depending on where a bonded SOI lot is manufactured, so comparing true landed cost is often more useful than comparing list prices.

When budgets are tight, many research teams start with small evaluation lots, confirm electrical performance and metrology behavior, then scale procurement once the layer stack is validated.

Quick Answer Table

Question Answer
Main difference SIMOX forms the buried oxide by high-dose oxygen implantation and anneal, while standard SOI commonly uses wafer bonding methods such as Smart Cut.
Best fit for advanced CMOS and RF Bonded SOI is often preferred due to lower leakage and lower parasitics.
Where SIMOX is attractive Uniform thin device layers, plus research in high-temperature and power device directions.
Small quantities for U.S. labs Yes. You can order single wafers through the SOI catalog.

Electrical Behavior: Leakage and Parasitics Often Decide the Winner

Electrical performance is frequently the deciding factor. SIMOX buried oxides can contain residual implantation-related defects, which can increase leakage. Reported values show SIMOX leakage around 1e-9 A per square micrometer, while bonded SOI can be around 1e-11 A per square micrometer, making leakage roughly 100 times higher on SIMOX in comparable conditions.

Parasitic capacitance trends can also favor bonded SOI. SIMOX parasitics have been reported several times higher, which matters for switching energy and high-frequency behavior in RF front ends and advanced CMOS research.

Layer Stack Limits: BOX and Device Layer Range

Both platforms share the handle wafer, buried oxide, and device layer stack, but the way the BOX is formed changes the design space. SIMOX BOX thickness is often limited by implantation depth, typically about 100 to 400 nm. Bonded SOI can offer a broader range, from roughly 0.3 micrometers to more than 5 micrometers, and may be selected when thicker oxides are required for isolation or MEMS design freedom.

Device-layer thickness is also a differentiator. SIMOX can provide very strong thin-layer uniformity, including device-layer uniformity better than plus or minus 5 nm across a 200 mm wafer in certain cases. Bonded SOI can offer very wide device-layer thickness ranges, from about 1 micrometer to well over 200 micrometers for thick-device and MEMS structures.

Parameter Typical SIMOX SOI Typical Bonded SOI
BOX thickness About 100 to 400 nm About 0.3 to more than 5 micrometers
Device-layer thickness Thin options with high uniformity Wide range, including thick-device options
Typical best fit High-temperature, power, uniform thin-layer research RF, CMOS, MEMS, photonics, thick-device designs

Application Matching: Pick by What Your Device Needs Most

  • High-temperature and power electronics: SIMOX is often considered when uniform thin layers and isolation are priorities and higher leakage is acceptable for the experiment.
  • Advanced CMOS and low-power logic: Bonded SOI is commonly selected due to lower leakage and parasitics.
  • RF front ends and high-frequency ICs: Bonded SOI frequently wins on parasitics and thermal headroom.
  • MEMS and thick-device designs: Bonded SOI supports thick device layers that enable robust mechanical structures.
  • Photonics and integrated optics: Both can work, but bonded SOI often provides more flexibility in BOX and device thickness for optical confinement.

Thermal and Reliability Notes for Dense Systems

The BOX is an electrical insulator and also a thermal barrier. In RF and high-power contexts, engineered bonded SOI stacks have been shown to tolerate high power density use cases in the literature, and bonded SOI is often selected when thermal headroom is critical. SIMOX can still be appropriate for many R and D programs where power density is moderate and the main goal is isolation and device-layer control.

Buying Checklist for U.S. Research Teams

  1. Start from your application and frequency or voltage requirements.
  2. Select device-layer thickness, then select BOX thickness, then define the handle wafer resistivity and orientation.
  3. Decide whether leakage limits or RF parasitics are critical, which often points to bonded SOI.
  4. Order a small test lot first if tariffs or lead times could disrupt the schedule.
  5. Use the selection guide if you need help converting requirements into an orderable stack.

Helpful references include How to choose SOI wafers and Silicon-on-Insulator technology.

Summary

SIMOX and bonded SOI are both powerful platforms, but they optimize different priorities. SIMOX can deliver strong thin-layer uniformity and can be attractive for high-temperature and power-oriented research. Bonded SOI is frequently preferred for advanced CMOS and RF because leakage and parasitics tend to be lower and the BOX and device-layer ranges are more flexible. For U.S. research programs, the right answer often depends on whether your key risk is electrical performance or supply and cost predictability.