Single Crystal Silicon Wafers

university wafer substrates

Single Crystal Silicon Wafers for Nanphysics Research

A PhD candidate requested the following quote:

I am doing research in the field of Nanophysics (Optoelectronics). I need of Silicon wafers with the specifications mentioned below.

Single Crystal Silicon Wafers (Test Grade with flat) 1. P-type (Boron doped), [1 0 0] orientation, 1-20 ohm cm resistivity, 4" diameter, 625 μm thickness, DSP/ As cut Surface – 10 numbers 2. P-type (Boron doped), [1 1 1] orientation, 1-20 ohm cm resistivity, 4" diameter, 625 μm thickness, DSP/ As cut Surface – 10 numbers 3. N-type (Phosphorus doped), [1 0 0] orientation, 1-20 ohm cm resistivity, 4" diameter, 625 μm thickness, DSP/ As cut Surface – 10 numbers 4. N-type (Phosphorus doped), [1 1 1] orientation, 1-20 ohm cm resistivity, 4" diameter, 625 μm thickness, DSP/ As cut Surface - 10 numbers.

Reference #107489 for specs and pricing.

Get Your Quote FAST! Or, Buy Online and Start Researching Today!


Gallium and Antimony Single Crystal Silicon Wafers

A semiconductor researcher requested the following spec:

I'm seeking information on your products for two single crystal silicon wafers, one doped with Sb and the other doped with Ga. What are the ranges the silicon wafers can be doped at, and what minimum quantities?

Item #AJ35
Silicon wafers, per SEMI, P/P 4"Ø×525±25µm,
p-type Si:Ga[111]±0.5°, Ro=(0.005-0.020)Ohmcm,
Both-sides-polished, SEMI Flats.

Item #AJ35b
Silicon wafers, per SEMI, P/P 4"Ø×525±25µm,
n-type Si:Sb[111]±0.5°, Ro=(0.005-0.020)Ohmcm,
Both-sides-polished, SEMI Flats.

Reference #114001 for specs and quantity.

Where can you buy Silicon Wafers?

UniversityWafer's online store provide numerous silicon wafers. All diameters, and other specs in stock. Buy as few as one wafer!




Single Crystal Silicon Used for Metrology

An engineer at a solar cell manufacturer requested the follwoing:

Reference #107883 for specs and pricing.

What are Single Crystal Silicon Wafers?

Single crystal silicon wafers are thin slices of single crystal silicon that are used as a substrate material in the fabrication of microelectronic devices. Single crystal silicon has a regular, repeating atomic structure and excellent electronic and optical properties, which make it a popular choice for a wide range of applications.

Single crystal silicon wafers are typically made by the Czochralski process, which involves melting a high purity silicon boule in a high-temperature furnace and then slowly pulling a seed crystal out of the melt to form a single crystal ingot. The seed crystal is rotated and slowly pulled out of the melt while being cooled with a flow of helium gas.

The resulting single crystal ingot is then cut into wafers using a wire saw or diamond saw, and then polished to a mirror finish using a series of abrasive polishing steps. The wafers can then be used as-is, or they can be further processed using techniques such as ion implantation, etching, and deposition to create more complex structures and devices.

Single crystal silicon wafers are used in a variety of microelectronic and optoelectronic applications, including solar cells, microelectromechanical systems (MEMS), and microprocessors. They are also used in a variety of research and development applications, such as material characterization and device testing.

How to Determine the Surface Orientation of Single Crystal Silicon Wafers

There are many different advantages of using single crystal silicon wafers in a photovoltaic what does a single crystal silicon ingot look likecell, but there are also some disadvantages. For example, it is necessary to know how to choose the correct inclination angle for the silicon wafer, which determines the piezoresistivity coefficients of both the transverse and longitudinal directions. And the primary crystal orientations of the cubic system must be considered as well.

Primary crystal orientations of the cubic system

In order to obtain an insight into the effect of anisotropy on the properties of the cubic system on single crystal silicon wafers, a molecular dynamics model was performed. This study investigated the pore wall deformation and the phase transformation at different crystallographic orientations. It also analyzed the effects of mould wall inclination on primary dendrite arms growth.

A typical atom in Si is located in a diamond cubic formation. It has four neighboring silicon atoms. The distance between the atoms determines the properties of the crystal.

Single crystal silicon has an atomic spacing of 5.431 A. The crystallographic orientation of the surface is determined by Laue diffraction patterns. However, it is not always easy to distinguish the crystallographic orientation from the angle. Therefore, it is important to identify the orientation of the surface.

One of the most common methods for identifying the crystallographic orientation is the phase transformation analysis. Among the various techniques, the O-scan X-ray diffraction method is used to identify the primary crystal orientation.

This technique is useful in the analysis of the amorphous phase transformation in the pore walls of the workpieces. It is important to note that amorphous phase transformation is not the same as normal phase transformation. The main difference between amorphous phase transformation and normal phase transformation is the magnitude of the change in the atomic spacing.

For the Si(111) surface, a large atomic displacement is observed near the pore wall. The largest number of amorphous atoms with coordination number 5 are found on this surface. During the polishing process, the number of atoms with a coordination number 6 increases.

On the other hand, the atomic layer spacing is smaller on the Si(010) surface. Also, the peak value of normal force is higher on the Si(011) surface. Compared with the Si(111) workpiece, the Si(010) workpiece has a larger elastic deformation.

Finally, the tangential force fluctuation range is relatively small. This phenomenon is mainly affected by the geometry of the workpiece. However, it is hard to see the effect of the crystallographic orientation on the normal force.

Inclination angle for single crystal silicon wafers

In the fabrication of semiconductor devices, the orientation of the wafer is important. It determines the physical characteristics and productivity of the device. Therefore, it is important to determine the optimum surface orientation of single crystal silicon wafers. The present invention aims to provide a method to accurately determine the surface orientation of a silicon wafer.

To achieve this goal, an epitaxial layer is grown over a silicon wafer. The silicon wafer is then sliced along its crystal axis. This process allows the epitaxial layer to have the desired crystallographic orientation.

In addition to the axes of the crystal, the angle of the surface normal of the wafer and the vertical axis of the crystal plane are also important. If these angles are determined accurately, the optimum misorientation of the silicon wafer can be achieved.

Crystal orientations are measured using high-resolution X-ray diffraction. A high-resolution rocking curve can be measured at two points. This is then used to calculate the maximum inclination of the crystal orientation.

The orientation of the crystal plane is expressed by Formula 2. For a 100 oriented silicon wafer, the horizontal component of the orientation is 0.2+-0.05deg, while the vertical component is 0+-0.1deg.

There are a number of methods for measuring the crystallographic direction of a single crystal silicon wafer. One method is to use a quartz crucible to determine the crystallographic direction of the silicon cleavage. Another method is to use a pre-etched pattern.

Other methods are to use a scanning electron microscope or a laser micro-Raman spectrometer to examine the crystal structure of the wafer. These methods are also useful for measuring the surface topography of the silicon wafer.

The smallest misorientation for a single crystal silicon wafer is 2 to 5 degrees. A crystalline oriented silicon wafer has a higher resolution than a cleavaged silicon wafer.

As you can see, the orientation of the wafer plays a very important role in the machining process. In particular, it is crucial to accurately measure the angle of the surface normal of the wafer. By doing so, the cleavage can be controlled to the maximum extent possible.

Piezoresistivity coefficients of longitudinal and transverse directions

A piezoresistivity coefficient of silicon wafers is the fractional change in bulk resistivity caused by mechanical strain. This effect is a function of the crystalline structure of the material and the amount of doping. There are two main types of piezoresistivity coefficients, transverse and longitudinal. The transverse piezoresistivity coefficient is perpendicular to the current direction while the longitudinal one is parallel to the current direction.

Piezoresistivity coefficients of single crystal silicon wafers can be calculated with the aid of the Wheatstone bridge method. It is commonly used in the design of piezoresistive pressure sensors.

Typical design of a single crystal p-Si piezoresistor has a p12' = -0.5p44 component. In order to reduce noise, doping ions should be introduced into the silicon. Ion implantation is an expensive process. However, it allows the impurities to be introduced more accurately.

As a result of the crystalline nature of silicon, piezoresistivity is dependent on the orientation of the silicon. Typically, the flat side of the silicon wafer is the primary surface. Depending on the orientation of the silicon, etching rates will vary. Also, the length of the piezoresistive element will change.

Transverse and longitudinal piezoresistivity coefficients can also vary with the channel direction. When designing the piezoresistivity coefficient of a p-MOS device, it is important to consider the effect of temperature. Temperature will have an impact on the noise level of a piezoresistive sensor.

Single crystalline silicon is the most widely used semiconductor material. It has excellent mechanical and electronic properties. Therefore, it is ideal for the conversion of mechanical signals to electrical signals. Some of the advantages of single crystalline silicon include high piezoresistivity, great machinability, and good mechanical stability.

Silicon pressure sensors are widely used in industry. Most of them are based on the piezogauge method. While the basic principles of piezoresistivity are not changing, there have been many advances in the design and fabrication of these devices. These advancements include the use of 3C-SiC thin films for piezoresistive applications.

Single crystal silicon is the most widely used semiconductor material, and has excellent piezoresistivity. Although it has many advantages, it is important to remember that its piezoresistivity can be affected by the orientation of the silicon.

Photovoltaic response of single crystal silicon wafers

A photovoltaic (PV) cell is an electrical device that converts light into electricity. It contains a semiconductor material, which conducts electricity better than an insulator. The most common semiconductor material in solar cells is silicon.

There are two main types of solar cells - polycrystalline and monocrystalline. Polycrystalline solar cells have a lower conversion efficiency than monocrystalline cells. However, polycrystalline solar cells are less expensive. They also have a lower heat tolerance. Moreover, they can be installed on watercraft.

During the first generation of solar cells, wafers were mainly single crystals. However, continuous research and development has led to the development of second generation solar cells. These cells are based on polycrystalline silicon wafers.

The process of producing single crystal silicon wafers is energy-intensive. This is why only about 50% of the silicon crystals are produced during the process. Also, the crystal structure is not as ordered as that of polycrystalline silicon.

First-generation solar cells were based on Si-single crystals. The cost of producing crystalline, solar-grade Si was high, due to the complexities of the chemistry involved. Fortunately, the costs have reduced over the last few decades, thanks to subsidies from foreign governments.

Today, the fiscal cost of crystalline Si PV is relatively low, but it is still very high. The fiscal cost of crystalline Si is largely dependent on the resource availability and the waste management. Consequently, the incentives for new domestic manufacturers of crystalline, solar-grade Si are minimal.

The process of producing crystalline, solar-grade Si is highly energy-intensive, with many chemistries. Consequently, the resulting products are not ideal for PV applications. In order to minimize the cost, a number of processes have been developed.

Most of these processes involve melting metallurgical Si. Alternatively, a chemical process may be used to refine crystalline, solar-grade Si. Some methods are even more sophisticated, using pyrolytic graphite.

Texturing of silicon wafers can enhance the performance of solar cells. A porous layer of Si can be formed on the surface of the wafer, which helps improve the solar conversion efficiency.

Several different techniques are used for texturing. Some methods are more commonly used, while others are less common.

Video: How to Make Single Crystal Silicon Wafers?

The present invention is directed to single-crystalline silicon wafers for semiconductor devices produced in accordance with a referred to as the CZ technique, Czochralski technique, wherein silicon is melted in a crucible, and the single-crystalline silicon is pulled out, namely, into a wide-diameter, high-quality silicon wafer optimum for producing an ultra-high-integrated device. Additionally, the wafer may be used as a best-fit single-crystal silicon wafer for a process monitor to monitor the level of particles in semiconductor device fabrication machinery.    Show Source Texts

The present invention offers a practical, wide-diameter, highest-particle-to-total-volume wafer, by combining the so-called CZ-technology-produced single-crystal silicon with current-level particle-control technologies due to the process of processing of wafers and a process for cleaning by ammonia-based cleaning solutions. The present invention offers a practical, large diameter wafer with the most small number of total particles, by combining the single-crystal silicon produced by the so-called CZ method with the current-level technology of controlling particles due to the processing of wafer and the process of cleaning with ammonia based cleaning solution. The present invention provides for detecting on the major surface of a silicon wafer of diameter 300 millimeters with 120 small particles and the least amount of particles 0.083 I 1/4 m in dimension, and/or 80 small particles and the least amount of particles 0.09 I 1/4 m in size, after the Wafer has been polished with a cleaning solution of ammonia.    Show Source Texts

In the process of silicon exfoliation, nanoelectronic devices are first produced on the standard silicon wafer. The process of silicon exfoliation is highly economical for creating thin-film Si, as compared to the alternate methods like etching or mechanical milling.    Show Source Texts

Purification from MG-Si into semiconductor-grade (electronic) silicon is a multi-step process, shown schematically in Fig. Monocrystalline silicon is typically created through one of a number of methods, which include melting high-purity, semiconductor-grade silicon (with just a few parts per million of impurities) and using a seed to begin continuous one-crystal formation. Monocrystalline silicon is distinguished from other allotropic forms, such as amorphous, non-crystalline silicon--used in thin-film solar cells--and polycrystalline silicon, consisting of smaller crystals known as crystallites.    Show Source Texts

Monocrystalline silicon is composed of silicon where the crystal lattice throughout the solid is continuous, not fractured at the edges, and without any grain boundaries (i.e. Polycrystalline silicon is a significant material for solar panels, as it can be manufactured into nearly pure forms. Among its numerous applications in the solar PV industry, polysilicon is a popular gate electrode material for MOS devices.   

Silcon Electrical Conductivity

By adding metal silicide, or metal layers, on top of the polysilicon gates, polycrystalline silicon increases its electrical conductivity. Polysilicon is the lowest cost silicon on the market, so it is most prevalent and commonly used. The material can be used in many different applications, and is an excellent substitute to regular crystalline silicon.    Show Source Texts

Solar Cells

Most solar cells made of silicon are manufactured on wafers that may be either single-crystalline or multi-crystalline. The elemental silicon used in the fabrication of semiconductor devices is produced from highly purified quartz and quartzite sands, containing comparatively few impurities. Semiconductor silicon wafers are still a central component in many microelectronic devices, and are a keystone of the electronics industry.    Show Source Texts

Monocrystalline Silicon

Monocrystalline silicon, most commonly called monocrystalline silicon, abbreviated to mono-C-Si or mono-Si, is the basic material of discrete and integrated silicon-based components used in practically all of todays electronics. We supply Silicon sheets for sputtering targets, which need to be of high accuracy, high purity, and high temperature performance, as well as semiconductor-related fabrication machinery, such as liquid-crystal fabrication machinery. Metallurgical silicon is good for making metal alloys, but is not graded for use in electrical components.    Show Source Texts

Crystalized silicon has an ordered crystal structure, where every atom is perfectly placed at a specific location. The seeds are slowly pulled up by steady rotation, with continuous contact with a melting silicon. Since the temperature in the crucible is just a little over the melting temperature of silicon, the melt immediately solidifies over the seed, and crystals are grown.    Show Source Texts

Pulled Silicon Seed Crystal

When the seed crystal is pulled upwards such that 100> crystal orientation matches the axial orientation of the seed crystal, the slide distortions from the growing single-crystal silicon can easily be eliminated by applying aneckinga processes, which reduce the diameter of the single-crystal silicon progressively once the seed crystal has been brought in contact with the melt. Slip dislocations were found difficult to remove during production of wafers ( 110 >-axis crystals) with a 110 >-plane crystal as a surface, that is, when the seed crystal is pulled up so that the 110 > crystal orientation matches the axial direction of the seed crystal, and no technique to remove slide dislocations during such a process has not been established.    Show Source Texts

The inventors discovered the below-described mechanism for generating slip dislocations in silicon crystals, and invented the method of eliminating the slip dislocations. The most common fabrication method is the Czochralski technique, in which precisely aligned rod-mounted seed crystals are immersed in molten silicon. The precision aligned rod-mounted seed crystals are immersed in silicon. These oriented flats, or notches, become symbols that denote crystal orientation during the crystallization process to the shape of the wafer, and are used as references in the manufacture of semiconductor devices.    Show Source Texts

MCZ Technique

The MCZ technique is another variant of the CZ technique, whereby magnetic fields created by electromagnets are applied parallel to a melted silicon surface. With this method, lower oxygen concentrations can be achieved because the flow of the melted silicon down the internal walls of a quartz crucible can be forced down.    Show Source Texts

Polycrystalline Silicon Sawing

In this work, the experiments with the polycrystalline silicon sawing are performed, and the effects of major process parameters, such as workpiece feeding rate, line moving rate, workpiece feeding rate-line moving rate relationship, and sawing workpiece dimensions, on the surface morphology and RAW on photovoltaic polycrystalline silicon slices are analysed. Newer processes can enable growth of square-shaped crystals, which can be later processed to thinner wafers, without quality or efficiency loss, thus eliminating wastes of the conventional sawing and cutting methods. PublicationK. Hoshikawa, X. Huang, T. Taishi, et al., Czochralski silicon crystal growth free from the necking dislocation-removal process,


Cited Sources: 0 1 2 3 4 5 6 7 8 9 10